Three-dimensional (3D) nanostructures are emerging as promising building blocks for a large spectrum of applications. One critical issue in integration regards mastering the thin, flat, and chemically stable insulating layer that must be implemented on the nanostructure network in order to build striking nano-architectures. In this letter, we report an innovative method for nanoscale planarization on 3D nanostructures by using hydrogen silesquioxane as a spin-onglass (SOG) dielectric material. To decouple the thickness of the final layer from the height of the nanostructure, we propose to embed the nanowire network in the insulator layer by exploiting the planarizing properties of the SOG approach. To achieve the desired dielectric thickness, the structure is chemically etched back with a highly diluted solution to control the etch rate precisely. The roughness of the top surface was less than 2 nm. There were no surface defects and the planarity was excellent, even in the vicinity of the nanowires. This newly developed process was used to realize a multilevel stack architecture with sub-deca-nanometerrange layer thickness.
Introduction
The advent of three-dimensional (3D) nanostructures in the semiconductor industry is becoming more crucial, as device dimensions are shrinking down to the nanoscale range. One striking illustration is the introduction of the fin based field effect transistor architecture for the 22 nm technology node MOSFETs, which allowed INTEL to shift from the planar to the 3D channel architecture [1] . 3D nanostructures are a promising alternative to well-established technology at the nanoscale because of their advantageous geometrical, physical, and electrical properties. In particular, one-dimensional nanostructures, i.e. nanowires (NWs), are used in several areas, such as nanoelectronics, to enable gate-all-around architecture for better electrostatic control of the channel [2] , optoelectronics for better light absorption and low reflectance [3] , photovoltaics for the energy conversion efficiency provided by radial junctions [4] , as well as gas sensors and biosensors due to the large surface-to-volume ratio [5] . However, the integration of NW architectures remains constrained by the need to master thin layers (conductive and insulating). The devices are not planar but are constituted of thin layers engineered at the nanoscale, which allows the electrical assessment of each terminal of the component. Thus, the engineering of insulating layers in these nanostructure arrays is a critical issue.
Requirements for the insulating material are sometimes application-dependent. Nevertheless, for most purposes, the material must have a low dielectric constant to minimize parasitic capacitances, must perfectly fill the gap between the NWs without a perturbed surface (good flatness and low roughness), and must show good thermal and mechanical stability values. Studies have proposed planarization on NW networks by using various materials. Beginning with organic polymers, studies were conducted with S1808 photoresist (Shipley), SC200 (Silecs), and SU8 (Microchem). However, these materials have disadvantages, such as the presence of voids between the layers as well as thermal and mechanical instabilities [6] . Other organic materials have been used, such as Cyclotene (Dow Chemical) [7] , which has small voids and low roughness, and polymethyl methacrylate [8] , which exhibits thermal instability. Investigated inorganic materials have included silicon oxide [9] , silicon nitride [10] , and spinon-glass (SOG) materials [11, 12] , which provide interesting results but have wave effects at the NW foot. The most frequently used planarization and etch-back techniques are chemical mechanical polishing [13] and plasma etching [14] , which are widely used for planar architectures but binding on 3D architectures.
Although many studies of NW planarization have been published, none of them has considered the ultimate-scale size with precise control of the dimensions and geometry. In this paper, we present a relevant approach for patterning a flat insulating dielectric layer in the nanostructure network with nanoscale control. This approach is based on SOG planarization with chemical etch-back using a dilute wet-etching solution (hydrofluoric acid, HF). Inorganic hydrogen silesquioxane (HSQ) resist is used as an SOG filling material, which is initially applied as a spin-on inter-metal dielectric material for the back-end-of-line interconnection. HSQ is an excellent flowable low-κ dielectric that provides a CMOScompatible planarized isolation matrix, even for the filling of narrow and high aspect ratio trenches [15] .
Experiments
Vertical silicon (Si) NWs were realized through a top-down approach. First, a hard mask was made for reactive ion etching by using low-energy electron beam lithography on the high-resolution negative-tone resist, HSQ (Fox 15, Dow Corning). The HSQ solution was diluted 1:1 in methyl isobutyl ketone and spun on a Si (100) sample for 60 s at 5000 rpm to obtain a 150 nm thick HSQ layer. Next, the sample was gently baked at 80°C for 1 min to evaporate the solvent while avoiding crosslinking of the resist before e-beam exposure. Electron beam lithography was carried out with a RAITH 150 writer at 20 keV energy exposure with a base dose of 300 μC cm −2 and beam current of 120 pA [16] . After exposure, the resist was developed by manual immersion in highly concentrated (25%) tetramethylammonium hydroxide solution to increase the pattern contrast. Finally, the sample was rinsed in deionized water before a gentle dry with nitrogen (N 2 ) flux.
HSQ nanopillars were transferred to the substrate by chlorine chemistry-based reactive ion etching under a relatively low pressure, to increase the etching anisotropy while minimizing surface defects [17] . Sacrificial wet oxide was performed at 850°C, followed by oxide stripping, to reduce the NW diameter [18] . 
Results and discussion
A major consideration when realizing a thin-film insulator by spin coating for the planarization of 3D nanostructures is the formation of wave effects near the nanostructure. Wave effects cause large variations in the thickness of insulating layer, as schematically shown in figure 1(b) . In the case of an insulating layer of several tens of nanometers, the additional thickness in the wave region is important. For example, figure 1(c) shows that a 70 nm thick dielectric layer deposited on a NW array leads to wave effects close to each NW, with an additional dielectric thickness of approximatively 50 nm.
One successful technique for circumventing the waveeffect problem is to embed the NW network in the insulator layer by making use of the planarizing properties of the SOG approach ( figure 1(d) ). Then, the structure can be etched back to the desired dielectric thickness (figure 1(e)) to decouple the thickness of the final layer from the height of the nanostructure. Figure 2 presents the surface topology of the dielectric layer when the NW network is embedded in the HSQ matrix. The HSQ thickness (260 nm) was chosen to be slightly larger than the NW height (230 nm), in order to evaluate the case with a less favorable planarization factor. Figure 2 (a) shows a scanning electron microscopy (SEM) image of a vertical Si NW network embedded in the HSQ with a 45 nm NW diameter and 500 nm spacing between two NWs. The inset image is the height measurement along a line of NWs, which was obtained by tapping-mode atomic force microscopy (AFM). Figure 2(b) shows the 3D AFM reconstruction. The root mean square (rms) roughness was around 0.75 nm, revealing the good planarization behavior of the resist. The height profile revealed an additional thickness of about 6 nm only above the NWs.
The same characterizations (figures 2(c) and (d)) were made for a dielectric layer embedded in a NW network with the same NW height and diameter, but in a denser array (NW pitch of 180 nm). The rms roughness was around 0.6 nm. Similar to above, the additional thickness was approximately 6 nm, but only at the edge of the network. The center part of the network showed a height difference of less than 1 nm. For dense networks, the planarization process considers the array as a whole structure. In contrast, for networks with large spacing, each NW acts more like an isolated structure. Moreover, a thicker dielectric layer improves the planarization. A layer up to 200 nm higher than the NW embedded the NW network, where differences in topology are less than 1 nm.
The second step of our approach was to etch back the HSQ layer to the desired height by using a very dilute solution of HF. This step was performed to obtain precise nanoscale control of the top surface position and a high etch selectivity to other materials, as well as to avoid degradation of the NW sidewalls, which can occur with plasma etching. The standard process for using HSQ as a dielectric material was to coat the layer with HSQ and then chemically stabilize the layer by annealing at a moderate temperature (300-600°C [19] ). The HSQ resist is an inorganic 3D polymeric material with the general formula (HSiO 3/2 ) n . The resist has a cage-like structure ( figure 3(c) ) that can evolve to a silicon dioxide (SiO 2 )-like network [20] ( figure 3(d) ) by the scission of Si-H bonds and the formation of siloxane (Si-OSi) bonds through several approaches (e-beam, O 2 plasma, or annealing). A 300 nm thick HSQ layer was spin-coated on the Si substrate and cured by rapid thermal annealing under N 2 at a rate of 400°C/2 min. The layer was chemically etched at a rate of 5.2 nm s −1 in a 1:200 solution of HF in deionized water to obtain a 120 nm thick layer.
An SEM cross-section of the remaining HSQ layer ( figure 3(a) ) showed a porous dielectric layer with large holes, which we attributed to the coexistence of two phases (SiO x and SiO x H y ) with different etch rates, as schematized in figure 3(b) . Indeed, during the annealing step, only some of the resist was transformed into a network-like structure ( figure 3(d) ) by the scission of Si-H bonds. Using Fourier transform infrared spectroscopy, Penaud et al [21] evaluated the transformation rate of the HSQ structure under different annealing temperatures. Even with high-temperature curing (i.e., 800°C), they found that the HSQ structure was not completely transformed into a SiO 2 -like network structure. Therefore, the only way to process a single-phase HSQ layer is to deposit the resist in a cage-like configuration and to perform curing only after chemical etch-back.
When the SiO x H y layer coated on the Si substrate was etched in the diluted HF solution, bubbles instantly appeared on the surface of the HSQ layer ( figure 4(a) ). The impact of these bubbles can be seen from the SEM cross-sectional image shown in figure 4(b) (with a SEM top view of the surface in inset). The bubbles created local discrepancies in the etch rate, leading to the formation of a rough surface with widely distributed superficial holes. These bubbles originate from the liberation of hydrogen gas during SiO x H y etching by the HF acid solution, based on the following reaction:
To prevent encroachment of the bubbles at the HSQ surface, we added a cationic surfactant, benzalkonium chloride, to the HF solution. Gas bubbles were extracted as they appeared on the surface and vanished in the solution ( figure 4(c) ). SEM inspection ( figure 4(d) ) of the sample revealed a flat insulating layer with an rms of less than 0.5 nm (as measured by AFM) without any holes or damage on the HSQ surface. Surfactant affects the flow around a forming bubble by creating a tension gradient that leads to tangential stress at the surface, which induces a convective flow (Marongoni convection) in the direction of higher surface tension. When the tangential fluid motion reaches the area of bubble encroachment, the bubbles are pinched off and detached [22] .
This technique was applied to the HSQ planarization on NW networks presented in figure 2. In the etch-back step, surfactant was included to dissipate the hydrogen bubbles in the diluted HF solution (1:1000), with an etch rate of approximately 2.3 nm s −1 and a targeted etch stop at the middle of the NWs (≈120 nm). The densities of the two NWs (pitch = 180 and 500 nm) were characterized by SEM ( figures 5(a)-(c) ) and tapping-mode AFM (inset of figures 5(a)-(c)), with the height measurement along a line of NWs and 3D AFM reconstruction ( figures 5(b)-(d) ). The resulting HSQ layer around the NW network was highly planarized, with the same height for all NWs and no surface damage. The rms roughness on the dielectric surface inside the NW network is around 1.7 nm, which is comparable to the roughness value before the etch-back step. The good homogeneity of the etching rate is attributed to the single phase of the HSQ layer which remains cage-like structure after the coating upon the nanowires. The small excess thickness at the top of the nondense NWs ( figure 2(c) ) was largely reduced by anisotropic etching. The only remaining excess thickness (6 nm), which was not problematic, was in the border of the dense network ( figure 5(a) ). Finally, it is worth noting that the geometrical characteristics of the NWs are identical (shape and orientation) and have not been perturbed by the planarization process, whatever the NW array density. The nanowires are free from defects or damages after the dielectric coating and etch-back steps.
To demonstrate that our approach (i.e., with high planarity, minimal roughness, and high control of the etching rate, without any defect or wave effect) is suitable for multilayer engineering on 3D nanostructures, we integrated a stack of five layers (three conductive metallic and two dielectric HSQ layers) on vertical NWs. The transmission electron microscopy cross-section (figure 6) shows representative results of this experiment. Good planarity (absence of wave effect at the vicinity of the nanowires) and high uniformity without any layer discontinuity can be observed. The two thin dielectric layers do not have structural defects such as voids and layer porosity.
Conclusion
In this article, we have demonstrated an innovative planarization technique for 3D nanoscale architectures, performed through the chemical etching of SOG HSQ by highly dilute HF. We have shown the utility of using a surfactant to overcome the issuing of bubbles from the sample surface, in order to ensure homogenous and perfectly controlled etching, high planarity, and a maximal roughness of less than 2 nm. This planarization technique produced outstanding planarized NW networks, achieved through precise control of the process. Finally, this planarization method was successfully used to build a multilevel stack process for ultimate-scale devices.
